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Array Multiplier 
- - - -
	 Four-Bit Multiplicand Register 
Product Register 
The problem: 
To design a modular multiplier for use in computer 
applications of airborne vehicles, utilizing Large 
Scale Integration (LSI) and Metal Oxide Semicon-
ductors (MOS). 
The solution: 
Use a digital array multiplier consisting of, any 
number of identical digital adder cells in a repetitive 
planar configuration.
How it's done: 
For simplicity, a 4x 4 array multiplier is illustrated 
in the figure. Sixteen logic cells (0-06) are arranged 
in 4 rows of 4-bits each and correspond to the partial 
products as dictated by the corresponding multiplier 
bits. In the array network, the 4-bit multiplicand is 
stored in the uppermost register of the figure. The 4-
bit multiplier is stored in the register at the left of the 
figure. The product is stored in the 8-bit register at 
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the bottom of the array. All unused inputs, such as the 
rightmost carry-in and the topmost sum lines, are 
set into the logical "0" state by the enabling switch. 
Doing this prevents noise from disturbing the opera-
tion. 
Physically, each bit of the multiplicand (X I, X2, 
X3, X4) is coupled to a cell element of the partial 
product row for all rows in the corresponding bit 
Position: XI is coupled to cells Cl, CS, C9, and C13. 
Each multiplier bit (Yl, Y2, Y3, Y4) is coupled to all 
cell elements of the corresponding partial product 
row in parallel. The array operates asynchronously, 
and as long as there are multiplier and multiplicand 
bits in the X and Y registers, the array will continue 
accumulating the partial products. After a short time 
delay for propagating carries, the final product is 
available at the product register.
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Patent status: 
This invention is owned by NASA, and a patent 
application has been filed. Royalty-free, nonexclusive 
licenses for its commercial use will be granted by 
NASA. Inquiries concerning license rights should be 
made to: 
Patent Counsel 
Mail Code 200-11 A 
Ames Research Center 
Moffett Field, CA 94035
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